Based on the datasheet for the LTC2145-14 (ADC) the ENC inputs can be LVDS. However, this doesn't seem to work as no sampling occurs.
I am wondering that, because of the external coupling capacitors here the Encode signals are DC coupled. Since for differential signals ENC- has to be above (at least) 200mV, then this would obviously be an issue.
However, based on the datasheet, the ENC signals are biased internally to VDD (1V8 from RP schematics). I'm a little confused if RP allows the ADC LVDS signals on the ENC's.
Please shed some light into this...
LVDS External Clock Input
- redpitaya
- Site Admin
- Posts: 912
- Joined: Wed Mar 26, 2014 7:04 pm
Re: LVDS External Clock Input
Hi,
ENC inputs are LVDS.
On the Red Pitaya board BF-125.000MBE-T oscillator is used as a ENC signal generator.
This oscillator has an LVDS output type.
The encode signals are AC coupled.
Best
ENC inputs are LVDS.
On the Red Pitaya board BF-125.000MBE-T oscillator is used as a ENC signal generator.
This oscillator has an LVDS output type.
The encode signals are AC coupled.
Best
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie
Who is online
Users browsing this forum: No registered users and 81 guests