Fir filter as a decimation

Placement, modules, components and accessories; the ones that exist and the the nice-to-be's
Post Reply
Posts: 1
Joined: Fri Feb 16, 2018 6:18 am

Fir filter as a decimation

Post by atif_javed » Fri Feb 16, 2018 6:20 am

I am trying to implement Decimation on FPGA and Matlab
For this task i chose following design parameters

Filter type=window hamming hamming method
filter order=30
decimation factor=10
input sample rate=2Ms/s
output sample rate=200ks/s
Normalized cuttof =1/decimation factor

First i implement it on MATLAB and use this sequence

handle filter delay
Using above sequence i successfuly implement it on MATLAB

For FPGA i use fir compiler core in which i paste the same coefficients that is generated through matlab
But the problem i face is fir compiler core directly gives you the decimated output without handling fitler delay
so what should i do if want to handle this filter delay in xilinx

Fir compiler core sequence

Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 1 guest