FPGA related topics

New Topic

35 topics

Topics

Replies

Views

Last post

FPGA programming to sum two fast signals

Last post by Illia « Thu Jun 01, 2023 4:17 pm
Replies: 18
by migibagar » Fri Apr 28, 2023 5:51 pm
1

2
18 Replies

842 Views

Last post by Illia
Thu Jun 01, 2023 4:17 pm
Fast ADC@125MSPS stored at DDR

Last post by juretrn « Mon May 29, 2023 8:12 am
Replies: 8
by beal » Wed May 10, 2023 1:24 am

8 Replies

236 Views

Last post by juretrn
Mon May 29, 2023 8:12 am
Issues loading .bit file on FPGA

Last post by sslerose « Fri May 19, 2023 5:43 pm
Replies: 4
by sourabh-ch » Wed Mar 22, 2023 3:57 pm

4 Replies

1129 Views

Last post by sslerose
Fri May 19, 2023 5:43 pm
Error when attempting to make project in Ubuntu

Last post by sslerose « Fri May 19, 2023 5:34 pm
Replies: 7
by sslerose » Tue Apr 11, 2023 8:56 pm

7 Replies

852 Views

Last post by sslerose
Fri May 19, 2023 5:34 pm
Bare metal ethernet / lwip

Last post by belotserm « Fri May 05, 2023 10:17 pm
Replies: 2
by sgrad » Fri Oct 21, 2022 7:44 am

2 Replies

1796 Views

Last post by belotserm
Fri May 05, 2023 10:17 pm
Getting Started with v0.94_250 FPGA project for SIGNALlab 250-12

Last post by juretrn « Thu May 04, 2023 7:56 am
Replies: 5
by sbenjamin » Tue Apr 18, 2023 2:06 pm

5 Replies

1333 Views

Last post by juretrn
Thu May 04, 2023 7:56 am
Get 20% off SDRlab122-16

Last post by redpitaya « Tue Apr 18, 2023 12:43 pm

by redpitaya » Tue Apr 18, 2023 12:43 pm

0 Replies

660 Views

Last post by redpitaya
Tue Apr 18, 2023 12:43 pm
Xilinx XADC core

Last post by juretrn « Fri Apr 14, 2023 1:59 pm
Replies: 2
by ansh » Mon Apr 10, 2023 11:56 pm

2 Replies

758 Views

Last post by juretrn
Fri Apr 14, 2023 1:59 pm
How does the red pitaya implement data acquisition from ADCs

Last post by juretrn « Thu Apr 13, 2023 9:41 am
Replies: 3
by ansh » Tue Apr 11, 2023 9:25 pm

3 Replies

760 Views

Last post by juretrn
Thu Apr 13, 2023 9:41 am
Fast quadrature signal CORDIC

Last post by redpitaya « Wed Apr 12, 2023 2:34 pm
Replies: 1
by ansh » Fri Apr 07, 2023 8:15 pm

1 Replies

772 Views

Last post by redpitaya
Wed Apr 12, 2023 2:34 pm
Using the slow DAC from FPGA

Last post by juretrn « Wed Mar 22, 2023 10:38 am
Replies: 4
by fisp » Fri Dec 16, 2022 3:47 pm

4 Replies

1901 Views

Last post by juretrn
Wed Mar 22, 2023 10:38 am
122-16 SDR Lab board files

Last post by belotserm « Tue Mar 21, 2023 6:52 pm
Replies: 5
by belotserm » Sun Mar 19, 2023 12:28 am

5 Replies

1124 Views

Last post by belotserm
Tue Mar 21, 2023 6:52 pm
Error installing Vitis for Pave Demin's SDR dev environment

Last post by belotserm « Tue Mar 21, 2023 6:31 pm

by belotserm » Tue Mar 21, 2023 6:31 pm

0 Replies

833 Views

Last post by belotserm
Tue Mar 21, 2023 6:31 pm
More GPIO

Last post by hamamaher2020 « Thu Feb 16, 2023 5:23 pm
Replies: 3
by hamamaher2020 » Sun Jan 22, 2023 7:49 pm

3 Replies

1307 Views

Last post by hamamaher2020
Thu Feb 16, 2023 5:23 pm
MIO pin and DDR memory

Last post by hamamaher2020 « Thu Feb 16, 2023 4:16 pm

by hamamaher2020 » Thu Feb 16, 2023 4:16 pm

0 Replies

950 Views

Last post by hamamaher2020
Thu Feb 16, 2023 4:16 pm
Black Friday 2022 is here!

Last post by redpitaya « Wed Nov 23, 2022 9:32 am

by redpitaya » Wed Nov 23, 2022 9:32 am

0 Replies

1345 Views

Last post by redpitaya
Wed Nov 23, 2022 9:32 am
Red Pitaya 125-14: FPGA programming

Last post by juretrn « Fri Nov 18, 2022 8:53 am
Replies: 7
by DrT » Mon Oct 17, 2022 3:01 pm

7 Replies

2388 Views

Last post by juretrn
Fri Nov 18, 2022 8:53 am
Using the Red Pitaya as a pure FPGA

Last post by juretrn « Mon Nov 14, 2022 3:23 pm
Replies: 14
by molinat » Wed Oct 29, 2014 5:31 pm
1

2
14 Replies

15473 Views

Last post by juretrn
Mon Nov 14, 2022 3:23 pm
instructions on Build FPGA

Last post by juretrn « Thu Nov 03, 2022 9:01 am
Replies: 1
by DrT » Wed Nov 02, 2022 4:45 pm

1 Replies

1608 Views

Last post by juretrn
Thu Nov 03, 2022 9:01 am
ADC and DAC Gain Select Pins 250-12

Last post by juretrn « Mon Oct 17, 2022 8:42 am
Replies: 3
by taylor_levaur » Thu Oct 13, 2022 5:57 pm

3 Replies

1723 Views

Last post by juretrn
Mon Oct 17, 2022 8:42 am
Integrating a Custom FPGA Module with PS/AXI bus

Last post by juretrn « Mon Jul 25, 2022 8:35 am
Replies: 5
by coreyb » Fri Jul 15, 2022 4:45 am

5 Replies

2908 Views

Last post by juretrn
Mon Jul 25, 2022 8:35 am
Using External Signal as clock to DDS in Vivado

Last post by ashish_iuac « Wed Jul 20, 2022 8:19 am

by ashish_iuac » Wed Jul 20, 2022 8:19 am

0 Replies

1822 Views

Last post by ashish_iuac
Wed Jul 20, 2022 8:19 am
“The Zynq Book” a good start, or something more recent advised?

Last post by ph2thet « Wed Jun 22, 2022 2:53 pm
Replies: 3
by ph2thet » Sun Jun 12, 2022 12:01 pm

3 Replies

2264 Views

Last post by ph2thet
Wed Jun 22, 2022 2:53 pm
ERROR in 250-12 Customer Doc

Last post by juretrn « Mon May 09, 2022 8:49 am
Replies: 1
by taylor_levaur » Fri May 06, 2022 6:08 pm

1 Replies

2179 Views

Last post by juretrn
Mon May 09, 2022 8:49 am
Vivado Hardware Manager/ILA Cores

Last post by iamtheweenus « Wed Mar 16, 2022 5:10 pm

by iamtheweenus » Wed Mar 16, 2022 5:10 pm

0 Replies

2216 Views

Last post by iamtheweenus
Wed Mar 16, 2022 5:10 pm

New Topic

35 topics

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum