FPGA related topics

New Topic

24 topics • Page 1 of 1

Topics

Replies

Views

Last post

Bare metal ethernet / lwip

Last post by estebangc43 « Wed Mar 01, 2023 10:47 am
Replies: 1
by sgrad » Fri Oct 21, 2022 7:44 am

1 Replies

752 Views

Last post by estebangc43
Wed Mar 01, 2023 10:47 am
More GPIO

Last post by hamamaher2020 « Thu Feb 16, 2023 5:23 pm
Replies: 3
by hamamaher2020 » Sun Jan 22, 2023 7:49 pm

3 Replies

387 Views

Last post by hamamaher2020
Thu Feb 16, 2023 5:23 pm
MIO pin and DDR memory

Last post by hamamaher2020 « Thu Feb 16, 2023 4:16 pm

by hamamaher2020 » Thu Feb 16, 2023 4:16 pm

0 Replies

116 Views

Last post by hamamaher2020
Thu Feb 16, 2023 4:16 pm
Using the slow DAC from FPGA

Last post by fisp « Mon Jan 02, 2023 3:57 pm
Replies: 2
by fisp » Fri Dec 16, 2022 3:47 pm

2 Replies

810 Views

Last post by fisp
Mon Jan 02, 2023 3:57 pm
Black Friday 2022 is here!

Last post by redpitaya « Wed Nov 23, 2022 9:32 am

by redpitaya » Wed Nov 23, 2022 9:32 am

0 Replies

526 Views

Last post by redpitaya
Wed Nov 23, 2022 9:32 am
Red Pitaya 125-14: FPGA programming

Last post by juretrn « Fri Nov 18, 2022 8:53 am
Replies: 7
by DrT » Mon Oct 17, 2022 3:01 pm

7 Replies

1330 Views

Last post by juretrn
Fri Nov 18, 2022 8:53 am
Using the Red Pitaya as a pure FPGA

Last post by juretrn « Mon Nov 14, 2022 3:23 pm
Replies: 14
by molinat » Wed Oct 29, 2014 5:31 pm
1

2
14 Replies

14009 Views

Last post by juretrn
Mon Nov 14, 2022 3:23 pm
instructions on Build FPGA

Last post by juretrn « Thu Nov 03, 2022 9:01 am
Replies: 1
by DrT » Wed Nov 02, 2022 4:45 pm

1 Replies

722 Views

Last post by juretrn
Thu Nov 03, 2022 9:01 am
ADC and DAC Gain Select Pins 250-12

Last post by juretrn « Mon Oct 17, 2022 8:42 am
Replies: 3
by taylor_levaur » Thu Oct 13, 2022 5:57 pm

3 Replies

804 Views

Last post by juretrn
Mon Oct 17, 2022 8:42 am
Integrating a Custom FPGA Module with PS/AXI bus

Last post by juretrn « Mon Jul 25, 2022 8:35 am
Replies: 5
by coreyb » Fri Jul 15, 2022 4:45 am

5 Replies

1860 Views

Last post by juretrn
Mon Jul 25, 2022 8:35 am
Using External Signal as clock to DDS in Vivado

Last post by ashish_iuac « Wed Jul 20, 2022 8:19 am

by ashish_iuac » Wed Jul 20, 2022 8:19 am

0 Replies

988 Views

Last post by ashish_iuac
Wed Jul 20, 2022 8:19 am
“The Zynq Book” a good start, or something more recent advised?

Last post by ph2thet « Wed Jun 22, 2022 2:53 pm
Replies: 3
by ph2thet » Sun Jun 12, 2022 12:01 pm

3 Replies

1325 Views

Last post by ph2thet
Wed Jun 22, 2022 2:53 pm
ERROR in 250-12 Customer Doc

Last post by juretrn « Mon May 09, 2022 8:49 am
Replies: 1
by taylor_levaur » Fri May 06, 2022 6:08 pm

1 Replies

1306 Views

Last post by juretrn
Mon May 09, 2022 8:49 am
Vivado Hardware Manager/ILA Cores

Last post by iamtheweenus « Wed Mar 16, 2022 5:10 pm

by iamtheweenus » Wed Mar 16, 2022 5:10 pm

0 Replies

1377 Views

Last post by iamtheweenus
Wed Mar 16, 2022 5:10 pm
Build a bitstream from Vivado?

Last post by pavel « Mon Feb 14, 2022 9:14 pm
Replies: 1
by f5mzn » Sun Feb 13, 2022 1:03 pm

1 Replies

1536 Views

Last post by pavel
Mon Feb 14, 2022 9:14 pm
constraints files for STEMlab 125-10?

Last post by juretrn « Fri Jan 28, 2022 9:37 am
Replies: 1
by iamtheweenus » Thu Jan 27, 2022 8:21 pm

1 Replies

1715 Views

Last post by juretrn
Fri Jan 28, 2022 9:37 am
Info about the fpga.dts and fpga.dtso files

Last post by opp « Sun Nov 07, 2021 7:31 pm

by opp » Sun Nov 07, 2021 7:31 pm

0 Replies

2028 Views

Last post by opp
Sun Nov 07, 2021 7:31 pm
Vivado version for FPGA programming

Last post by redpitaya « Mon Oct 04, 2021 12:06 pm
Replies: 4
by KSY » Mon Jul 26, 2021 2:57 am

4 Replies

3381 Views

Last post by redpitaya
Mon Oct 04, 2021 12:06 pm
Developing FPGA code using Vivado

Last post by Schrodinger1933 « Mon Jul 06, 2020 11:33 pm

by Schrodinger1933 » Mon Jul 06, 2020 11:33 pm

0 Replies

1819 Views

Last post by Schrodinger1933
Mon Jul 06, 2020 11:33 pm
PB with Vivado Design

Last post by kris13 « Thu Oct 24, 2019 11:58 am
Replies: 1
by kris13 » Tue Oct 22, 2019 4:26 pm

1 Replies

1855 Views

Last post by kris13
Thu Oct 24, 2019 11:58 am
Connecting fpga in Vivado to server

Last post by redpitaya « Thu Oct 03, 2019 2:59 pm
Replies: 1
by vivekh99 » Wed Aug 21, 2019 3:13 pm

1 Replies

2298 Views

Last post by redpitaya
Thu Oct 03, 2019 2:59 pm
Setting up Xilinx Vivado on Ubuntu

Last post by pghalverson « Mon Sep 02, 2019 5:14 pm
Replies: 1
by pghalverson » Thu Aug 15, 2019 6:30 pm

1 Replies

2368 Views

Last post by pghalverson
Mon Sep 02, 2019 5:14 pm
Slow Analog Pin Access in Vivado

Last post by mokbulut « Tue Aug 13, 2019 1:09 pm
Replies: 1
by mokbulut » Mon Aug 12, 2019 3:10 pm

1 Replies

2203 Views

Last post by mokbulut
Tue Aug 13, 2019 1:09 pm
RedPitaya-master project FPGA for VIVADO design recompiling?

Last post by amike88 « Mon Aug 28, 2017 9:11 am
Replies: 1
by downunderthunder123 » Tue Aug 08, 2017 3:45 pm

1 Replies

5806 Views

Last post by amike88
Mon Aug 28, 2017 9:11 am

New Topic

24 topics • Page 1 of 1

Return to Board Index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum