I am trying to understand how different modules in the Verilog code for V0.92 access the BRAM. I am a little confused as to how the address offset is sent to each module. For example, I know that the house keeping module starts from 0x40000000, scope starts from 0x40100000 and so on so forth. But in the Verilog code, in the scope module, all the addresses are 20 bit and I don't see where the address offset comes in. I also couldn't find this information in the top module. Any help and tips are greatly appreciated! Thanks!
Applications, development tools, FPGA, C, WEB
1 post • Page 1 of 1
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie
Who is online
Users browsing this forum: No registered users and 5 guests