Sweep sine with sine

Applications, development tools, FPGA, C, WEB
Post Reply
Posts: 6
Joined: Tue Mar 01, 2016 6:56 pm

Sweep sine with sine

Post by ThomasGobmaier » Thu Nov 24, 2022 1:04 pm

for a mechanical system I have to sweep a sine wave between two frequencies.

But I would need RP_GEN_SWEEP_MODE_SINE so the variation between the
start- and endfrequency varies with a slow sine and not linear or log.

The sweep should run between 60 Hz and 70 Hz each second.

Is there a way to do this with software or has the FPGA to be programmed to support this?

Posts: 47
Joined: Tue Nov 16, 2021 11:38 am

Re: Sweep sine with sine

Post by juretrn » Fri Nov 25, 2022 9:06 am

There is no official support for such a feature, unfortunately. Perhaps you could hack the current implementation by setting the DAC step register quickly, but I am not sure how quick that setting can be.
For a proper implementation, you would probably need a second DAC sample table within FPGA that could be used to load up additional information for signal generation.

Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 1 guest