Writing AXI stream data to DRAM

Just about everything about Red Pitaya
Post Reply
parveen
Posts: 1
Joined: Sat Nov 18, 2017 8:39 am

Writing AXI stream data to DRAM

Post by parveen » Sat Nov 18, 2017 9:09 am

Hi,
I am new to Red Pitaya and FPGAs. I am working on something that needs to transfer data from an AXI stream peripheral to DRAM. Reading through material online, I found that I must use a AXI DMA to convert the stream to memory mapped data that can be written through the HP port. Is this the right way to send AXI stream data to DDR memory? Also, since DRAM is external to FPGA, what are location constraints that need to be put in Constraints file? Where will I find configuration for DDR controller?

JB
Posts: 14
Joined: Tue Jul 12, 2016 10:34 am

Re: Writing AXI stream data to DRAM

Post by JB » Thu Nov 23, 2017 5:46 pm

You might have a look at the work of Pavel Demin: https://github.com/pavel-demin/red-pita ... s/adc_test

You don't need specific constraints for this purpose. Depending on your speed requirements you could also use a FIFO and the GP-Bus.

Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 1 guest