Can someone tell me how to write a vhdl code that gets data from the ADC and store it in a variable, having trouble accessing the ADC.
thanks
beginners project
-
- Posts: 89
- Joined: Tue Mar 29, 2016 7:41 pm
Re: beginners project
Take a look over here
It's a tutorial for verilog on STEMlab but i think you will be able to get the idea.
Two points I'd like to make are,
You will need to sync your ADC registers with ADC clock coming from ADC chip.
The second point depends a bit no your application but it is common to store ADC data which are a stream into a buffer (RAM or RAMB on zynq) not a single register.
best of luck
It's a tutorial for verilog on STEMlab but i think you will be able to get the idea.
Two points I'd like to make are,
You will need to sync your ADC registers with ADC clock coming from ADC chip.
The second point depends a bit no your application but it is common to store ADC data which are a stream into a buffer (RAM or RAMB on zynq) not a single register.
best of luck
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie
Who is online
Users browsing this forum: No registered users and 96 guests