Increase frequency step size of the ASG

Just about everything about Red Pitaya
Post Reply
Posts: 1
Joined: Fri Jul 12, 2019 2:27 pm

Increase frequency step size of the ASG

Post by pjetkin » Fri Nov 15, 2019 5:00 pm


I want to increase the step size (currently 116mHz) of the ASG. As a short test I divided the adc_clk, which is also connected to the ASG, by 128. With this I can output frequencies with a step size of ~8mHz. But using this approach, the clock of the acquisition module and all other modules is also reduced, what is not wanted. Is there a simpler solution that is not affecting other modules? Is it possible to e.g. run the ASG on a slower clock or do all modules need to run on the same clock due to synchronization?

I would be very thankful for any advice.


Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 3 guests