All of the options I can think of require changes to the FPGA logic, but most don't require physical modifications.
You could echo the ADC clock onto GPIOs, or you could repurpose the daisy chain connectors, which are now unused anyway.
Error when trying to use external ADC clock
-
- Posts: 1441
- Joined: Sat Jun 07, 2014 12:49 pm
- Location: Königswinter
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie
Who is online
Users browsing this forum: No registered users and 24 guests