Site location is not valid when assigning DAC pins

Placement, modules, components and accessories; the ones that exist and the the nice-to-be's
Post Reply
dreaguns
Posts: 4
Joined: Tue Oct 22, 2019 8:17 pm

Site location is not valid when assigning DAC pins

Post by dreaguns » Tue Oct 22, 2019 9:21 pm

I dont understand why I can't seem to assign FIXED_IO_mio[10], [12] and [13] to FPGA E9, D9 & E8.
The site location is not valid.

I have an external DAC chip connected to the SPI1_MOSI, SCK & CS#
I also have a DAC_Handler.vhd that sends signals to those FIXED_IO_MIO ports but I can't assign them.

redpitaya.readthedocs.io>en>latest>developerGuide>fpga.html#signal-mapping
mentions something about pinctrl but I don't know.

dreaguns
Posts: 4
Joined: Tue Oct 22, 2019 8:17 pm

Re: Site location is not valid when assigning DAC pins

Post by dreaguns » Thu Oct 24, 2019 4:19 pm

I've come to understand that I can write C code in Xilinx SDK to talk to the PS.
Currently working on this.

Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 3 guests