Daisy chain interconnection

Placement, modules, components and accessories; the ones that exist and the the nice-to-be's
Post Reply
amvasil
Posts: 7
Joined: Wed Jul 30, 2014 12:59 pm

Daisy chain interconnection

Post by amvasil » Mon Dec 01, 2014 5:34 pm

Hello!

I'm trying to connect two Red Pitayas via daisy chain connector. I couldn't find any avaliable docs so I'm trying to figure something out experimentally.

Daisy chain connector of Pitaya 1 (lower) is connected to other Pitaya connector (higher) by SATA II cable. I suppose first connector is Tx and second is Rx because other way it doesn't work at all. So, I type

Code: Select all

monitor 0x40500000 0x3

on both Pitayas (ssh) to enable transmitters and receivers. After that, I set up transmitter:

Code: Select all

monitor 0x40500004 0x12340002
to write 1234 to port, and then in receiver Pitaya:

Code: Select all

monitor 0x4050000C
And I get

Code: Select all

0x00002341
First 2 bytes have to contain somehow processed input (not zero, as stated in register map description file), and second 2 bytes contain raw input. By the way, they usually seem to be input barrel shifted 1 byte left. Also it strangely reacts to unplugging and plugging back cable: after some manipulations I got result like 0x00001234 (correct).

Is there any way to get it work correctly and more reliable?

Alex.

Nils Roos
Posts: 1441
Joined: Sat Jun 07, 2014 12:49 pm
Location: Königswinter

Re: Daisy chain interconnection

Post by Nils Roos » Thu Dec 11, 2014 12:18 am

Hi,
I haven't tried it myself yet, but there are some comments in the verilog code to the effect that the receiver needs to be trained before communication can take place.
During training (which has to be done each time the physical connection is made) the receiver waits for a specific bit pattern (0x00ff) and synchronizes on that.

So, set the receiver to training mode by writing 1 to 0x40500008, then start training on the transmitter by setting mode 3 - or maybe in reverse order, I'm not quite sure about that. After synchronisation is established, data transmission should work without unexpected bit-shifting. You can verify the success of receiver training by reading 0x40500008, bit 4 is set when training succeeded.

Post Reply
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie

Who is online

Users browsing this forum: No registered users and 8 guests