I'm new to using FPGAs, if you see any dumb mistakes in what I'm saying/asking, feel free to correct me.
It seems there are DMA IP blocks connected to AXIs, which are connected to the Processing System in the logic_orig project. Can these be used to write ADC data continuously to SDRAM?
If so, how would I access/connect the HP bus? It seems there's only connections to one GP bus inside the logic_orig project.
Applications, development tools, FPGA, C, WEB
1 post • Page 1 of 1
jadalnie klasyczne ekskluzywne meble wypoczynkowe do salonu ekskluzywne meble tapicerowane ekskluzywne meble do sypialni ekskluzywne meble włoskie
Who is online
Users browsing this forum: Google [Bot] and 3 guests